- 您现在的位置：买卖IC网 > Sheet目录17381 > ADP1829-EVALZ (Analog Devices Inc)BOARD EVALUATION ADP1829
ADP1829
If FREQ is driven low, the recommended SYNC input
frequency is between 600 kHz and 1.2 MHz. If FREQ is driven
high, the recommended SYNC frequency is between 1.2 MHz
and 2 MHz. The FREQ setting should be carefully observed for
these SYNC frequency ranges, as the PWM voltage ramp scales
down from about 1.3 V based on the percentage of frequency
overdrive. Driving SYNC faster than recommended for the
FREQ setting results in a small ramp signal, which could affect
the signal-to-noise ratio and the modulator gain and stability.
When an external clock is detected at the first SYNC edge, the
internal oscillator is reset and clock control shifts to SYNC. The
SYNC edges then trigger subsequent clocking of the PWM
outputs. The DH rising edges appear about 400 ns after the
corresponding SYNC edge, and the frequency is locked to the
external signal. Depending on the startup conditions of
Channel 1 and Channel 2, either Channel 1 or Channel 2 can be
the first channel synchronized to the rising edge of the SYNC
clock. If the external SYNC signal disappears during operation,
the ADP1829 reverts back to its internal oscillator and
experiences a delay of no more than a single cycle of the
internal oscillator.
ERROR AMPLIFIER
The ADP1829 error amplifiers are operational amplifiers. The
ADP1829 senses the output voltages through external resistor
dividers at the FB1 and FB2 pins. The FB pins are the inverting
inputs to the error amplifiers. The error amplifiers compare
these feedback voltages to the internal 0.6 V reference, and the
outputs of the error amplifiers appear at the COMP1 and
COMP2 pins. The COMP pin voltages then directly control the
duty cycle of each respective switching converter.
A series/parallel RC network is tied between the FB pins and
their respective COMP pins to provide the compensation for
the buck converter control loops. A detailed design procedure
for compensating the system is provided in the Compensating
The error amplifier outputs are clamped between a lower limit
of about 0.7 V and a higher limit of about 2.4 V. When the
COMP pins are low, the switching duty cycle goes to 0%, and
when the COMP pins are high, the switching duty cycle goes to
the maximum.
The SS and TRK pins are auxiliary positive inputs to the error
amplifiers. Whichever has the lowest voltage, SS, TRK, or the
internal 0.6 V reference, controls the FB pin voltage and thus
the output. Therefore, if two or more of these inputs are close to
each other, a small offset is imposed on the error amplifier. For
example, if TRK approaches the 0.6 V reference, the FB sees
about 18 mV of negative offset at room temperature. For this
reason, the soft start pins have a built-in negative offset and
they charge to 0.8 V. If the TRK pins are not used, they should
be tied high to VREG.
Data Sheet
SOFT START
The ADP1829 employs a programmable soft start that reduces
input current transients and prevents output overshoot. The SS1
and SS2 pins drive auxiliary positive inputs to their respective
error amplifiers, thus the voltage at these pins regulate the
voltage at their respective feedback control pins.
Program soft start by connecting capacitors from SS1 and SS2
to GND. On startup, the capacitor charges from an internal
90 k? resistor to 0.8 V. The regulator output voltage rises with
the voltage at its respective soft start pin, allowing the output
voltage to rise slowly, reducing inrush current. See the informa-
tion about Soft Start in the Applications Information section.
When a controller is disabled or experiences a current fault, the
soft start capacitor is discharged through an internal 6 kΩ
resistor, so that at restart or recovery from fault, the output
voltage soft starts again.
POWER OK INDICATOR
The ADP1829 features open-drain, Power OK outputs (POK1
and POK2) that sink current when their respective output
voltages drop, typically 8% below the nominal regulation
voltage. The POK pins also go low for overvoltage of typically
25%. Use this output as a logical power-good signal by
connecting pull-up resistors from POK1 and POK2 to VREG.
The POK1 comparator directly monitors FB1, and the threshold
is fixed at 550 mV for undervoltage and 750 mV for over-
voltage. However, the POK2 undervoltage and overvoltage
comparator input is connected to UV2 rather than FB2. For the
default thresholds at FB2, connect UV2 directly to FB2.
In a ratiometric tracking configuration, however, Channel 2 can
be configured to be a fraction of a master voltage, and thus FB2
regulated to a voltage lower than the 0.6 V internal reference. In
this configuration, UV2 can be tied to a different tap on the
feedback divider, allowing a POK2 indication at an appropriate
TRACKING
The ADP1829 features tracking inputs (TRK1 and TRK2) that
make the output voltages track another, master voltage. This is
especially useful in core and I/O voltage sequencing applications
where one output of the ADP1829 can be set to track and not
exceed the other, or in other multiple output systems where
specific sequencing is required.
The internal error amplifiers include three positive inputs, the
internal 0.6 V reference voltage and their respective SS and TRK
pins. The error amplifiers regulate the FB pins to the lowest of
the three inputs. To track a supply voltage, tie the TRK pin to a
resistor divider from the voltage to be tracked. See the Voltage
Tracking section.
Rev. C | Page 14 of 28
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
R1S-1515/P-R
CONV DC/DC 1W 15VIN 15VOUT
ADP2102-1.8-EVALZ
BOARD EVAL FOR ADP2102-1.8
ECM10DCMD-S288
CONN EDGECARD 20POS .156 EXTEND
ADP2102-1.875EVALZ
BOARD EVAL FOR ADP2102-1.875
195D685X0016X2T
CAP TANT 6.8UF 16V 20% 2910
A9BAG-1108F
FLEX CABLE - AFF11G/AF11/AFE11T
GEM12DSES-S243
CONN EDGECARD 24POS .156 EYELET
EBM08DCCN-S189
CONN EDGECARD 16POS R/A .156 SLD
相关代理商/技术参数
ADP1850
制造商:AD 制造商全称:Analog Devices 功能描述:Wide Range Input, Dual/Two-Phase, DC-to-DC Synchronous Buck Controller
ADP1850ACPZ
制造商:Analog Devices 功能描述:IC BUCK CNTRL SYNC 2PH 32LFCSP
ADP1850ACPZ-R7
功能描述:IC REG CTRLR BUCK PWM CM 32LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 特色产品:LM3753/54 Scalable 2-Phase Synchronous Buck Controllers 标准包装:1 系列:PowerWise® PWM 型:电压模式 输出数:1 频率 - 最大:1MHz 占空比:81% 电源电压:4.5 V ~ 18 V 降压:是 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-5°C ~ 125°C 封装/外壳:32-WFQFN 裸露焊盘 包装:Digi-Reel® 产品目录页面:1303 (CN2011-ZH PDF) 其它名称:LM3754SQDKR
ADP1850DP-EVALZ
功能描述:EVAL BOARD FOR ADP1850DP RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 标准包装:1 系列:- 主要目的:DC/DC，步降 输出及类型:1，非隔离 功率 - 输出:- 输出电压:3.3V 电流 - 输出:3A 输入电压:4.5 V ~ 28 V 稳压器拓扑结构:降压 频率 - 开关:250kHz 板类型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名称:497-12113STEVAL-ISA094V1-ND
ADP1850SP-EVALZ
功能描述:EVAL BOARD FOR ADP1850SP RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC，步升 输出及类型:1，非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969
ADP1851ACPZ-R7
功能描述:电流型 PWM 控制器 w-range input Synch StepDown DC/DC Cntr RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14
ADP1851-EVALZ
功能描述:电源管理IC开发工具 Evaluation Board 1.8V 25A Output RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V
ADP1853
制造商:AD 制造商全称:Analog Devices 功能描述:Synchronous, Step-Down DC-to-DC Controller